Tag:integration testing

FPGA Design Fundas 0.2: The Need For Simulation Verification & Integration Testing

Posted on Updated on by edgesmart.techCategories:ASIC, Debug, DIGITAL, Digital Logic, Digital Logic Circuit, FPGA, Modelsim, Simulation, Simulation, Testing, Verification

Many industries developing FPGA based electronic products choose to carry out inadequate or almost no simulation verification while resorting to only performing ad-hoc lab testing for debugging, verification and integration testing. Some of the common given reasons for this attitude towards simulation are, “there is no budget allocated in the project for simulation verification”, “there is …
Continue reading FPGA Design Fundas 0.2: The Need For Simulation Verification & Integration Testing

Universal FPGA Testing Methodology (UFTM™)

Posted on Updated on by edgesmart.techCategories:FPGA, Testing, Verification

Universal FPGA Testing Methodology (UFTM™) is largely based on the principles of the world renowned, industry standard, Universal Verification Methodology (UVM). UVM is used and applied to functionally verify digital logic designs implemented using Hardware Description Languages (HDL) like VHDL, Verilog, System Verilog in simulation. UVM and UVM System Verilog class libraries are used in …
Continue reading Universal FPGA Testing Methodology (UFTM™)