Tag:xilinx

I know that we would like to know how to capture activity in the implemented logic at reset time. The default simple trigger capture in Vivado Logic Analyzer is manual in which case it is impossible to capture such activity. However the following steps will enable you to add an automatic trigger at reset just …
Continue reading Capturing Activity in ILA at Design Reset/Start-up Time in Xilinx Vivado